

S.N. 10/073,241

1154.41135X00

**AMENDMENTS TO THE CLAIMS**

This listing of claims will replace all prior versions, and listings, of claims in the application:

**Listing of Claims:****Claims 1-8. (Canceled)**

9. (Currently Amended) A method for improving the reliability of a computer system including a bus and ~~at least one~~ plug-in units coupled thereto, comprising:

providing to each of ~~at least one~~ plural plug-in units a separate interface circuit such that each of said plug-in units is connected to said bus via said interface circuit corresponding thereto;

addressing a respective plug-in unit, via the bus, by addressing operations directed at said respective plug-in unit and which are monitored by said interface circuit corresponding thereto;

performing a time duration operation of addressing of said plug-in unit; and  
checking the state of addressing of the addressed plug-in unit such that (i) when the addressing is ended before expiration of a predetermined period of time, the time duration operation of addressing is terminated and a new time duration operation of addressing is set to commence at time of next occurrence of addressing, and (ii) when the duration operation of addressing exceeds the predetermined time period, the addressing to that plug-in unit is terminated by said interface circuit corresponding thereto by sending into the bus a signal indicating termination of addressing.

S.N. 10/073,241

1154.41135X00

10. (Previously Presented) A method as defined in claim 9, wherein:

the time duration of addressing is monitored using a watchdog timer with a predetermined timing set therein.

11. (Previously Presented) A method as defined in claim 9, wherein:

when addressing is terminated an error signal is set by the interface circuit into an active state in the bus.

12. (Previously Presented) A method as defined in claim 9, wherein:

when addressing is terminated an error signal indicating an error condition in the plug-in unit is set by the interface circuit into an active state in the status register of the plug-in unit.

13. (Currently Amended) An interface circuit for providing local monitoring capability to a plug-in unit of a computer system including a bus and ~~at least one~~ plug-in units coupled to said bus; wherein a separate interface circuit is provided to connect each of said plug-in units to said bus and comprising:

a watchdog timer;

first means for activating the watchdog timer upon start of an addressing operation directed to the plug-in unit corresponding thereto; and

second means for sending into the bus a signal indicating termination of addressing, the termination of addressing being effected when the duration of said addressing exceeds a predetermined time duration for addressing, as measured by the watchdog timer.

S.N. 10/073,241

1154.41135X00

14. (Previously Presented) An interface circuit as defined in claim 13, further comprising:

means for setting an error signal into an active state in the bus.

15. (Previously Presented) An interface circuit as defined in claim 13, further comprising:

means for setting a signal indicating an error condition in the plug-in unit into an active state in a status register of the plug-in unit.

16. (Previously Presented) An interface circuit as defined in claim 14, further comprising:

means for setting a signal indicating an error condition in the plug-in unit into an active state in a status register of the plug-in unit.

17. (Previously Presented) An interface circuit as defined in claim 13, wherein:  
the bus is a Compact PCI bus.

18. (Previously Presented) An interface circuit as defined in claim 16,  
wherein:

the bus is a Compact PCI bus.

19. (Previously Presented) An interface circuit as defined in claim 13,  
wherein:

each said interface circuit is provided as a part of said plug-in unit  
corresponding thereto.

S.N. 10/073,241

1154.41135X00

20. (Previously Presented) A method according to claim 10, wherein:

said watchdog timer is provided at each said interface circuit or at each said plug-in unit.

21. (Currently Amended) A computer system including a bus and ~~at least one plug-in units~~ coupled thereto, wherein the improvement comprises:

providing ~~at least one~~ a plurality of interface circuits and ~~at least one~~ a plurality of plug-in units each of which is connected to said bus via a separate one of said interface circuits corresponding thereto, wherein each of said interface circuits comprises:

a watchdog timer;

first means for activating the watchdog timer upon start of an addressing operation directed to the plug-in unit corresponding thereto; and

second means for sending into the bus a signal indicating termination of addressing, the termination of addressing being effected when the duration of said addressing exceeds a predetermined time duration for addressing, as measured by the watchdog timer.

22. (Previously Presented) A computer system according to claim 21, wherein each said interface further comprises:

means for setting an error signal into an active state in the bus.

23. (Currently Amended) A computer system according to claim 22, wherein each said interface circuit comprises:

means for setting a signal indicating an error condition in the corresponding plug-in unit into an active state in a status register of the plug-in unit.

S.N. 10/073,241

1154.41135X00

24. (Previously Presented) A computer system according to claim 23,  
wherein:

the bus is a Compact PCI bus.

25. (Currently Amended) A computer system according to claim 21, wherein  
each said interface circuit comprises:

means for setting a signal indicating an error condition in the corresponding  
plug-in unit into an active state in a status register of the plug-in unit.

26. (Previously Presented) A computer system according to claim 21,  
wherein:

the bus is a Compact PCI bus.

27. (Previously Presented) A computer system according to claim 21,  
wherein:

each said interface circuit is provided as a part of said plug-in unit  
corresponding thereto.

28. (Previously Presented) A computer system according to claim 27,  
wherein:

the bus is a Compact PCI bus.